

1 **REMARKS**

2 The Applicants respectfully request reconsideration and allowance of claims 1-18 in view
3 of the above amendments and the following arguments.

4
5 I. INTERVIEW SUMMARY

6 The Applicants appreciate the telephone interview conducted on April 3, 2006, between
7 Examiner Tat and Applicants' attorney, Trevor Lind. In the interview, the Applicants' attorney
8 pointed out the differences between the limitations required by independent claims 1, 8, and 13
9 and the circuit design method disclosed in "Dynamic Logic Synthesis," IEEE, 1997, to Yee et al.
10 ("Yee" or the "Yee article"). No agreement was reached as to the allowability of the claims.

11
12 II. AMENDMENTS TO THE CLAIMS

13 Independent claims 1, 8, and 13 have been amended to require that the logic synthesis
14 block comprises a single dynamic logic circuit. Support for this amendment can be found in the
15 specification of the present application from page 7, line 6 to page 12, line 8 and page 14, lines
16 15-18.

17 No new matter has been added by the amendments to the claims. Claims 1 through 18
18 remain pending in the case.

19
20 III. AMENDMENTS TO THE SPECIFICATION

21 The specification has been amended to correct typographical errors.
22
23

1 IV. CLAIMS 1-18 REQUIRE LIMITATIONS THAT ARE NOT DISCLOSED IN THE YEE
2 ARTICLE

3 The current Office Action rejects claims 1 through 18 under 35 U.S.C. §102(b) as being
4 anticipated by the Yee article. The Applicants submit that Yee does not anticipate these claims
5 because Yee does not disclose all of the limitations required by claims 1-18.

6 The present application includes three independent claims, claims 1, 8, and 13. Due to
7 the nature of the claims, claim 8 will be addressed first in the comments below.

8 Independent Claim 8

9 Independent claim 8 is directed to a method of synthesizing a logic circuit to provide a
10 predetermined logical operation and requires the following limitations:

- 11 (a) defining a logic synthesis block comprising a **single dynamic logic circuit**; and
12 (b) performing logic synthesis for the predetermined logical operation to produce an
13 intermediate circuit, the logic synthesis utilizing a synthesis library constrained to
14 the **single dynamic logic circuit** comprising the logic synthesis block.

15 A specific example of a circuit design method implementing the limitations required by
16 claim 8 can be found starting on page 7, line 6 of the specification of the present application.
17 This example defines the logic synthesis block as a four high and four wide dynamic AND/OR
18 circuit ("4A4O"). (See p. 7, line 9 - p. 8, line 13). An intermediate circuit is produced by the
19 logic synthesis tool using the 4A4O circuit in the synthesis library. (See Figure 4 and p. 8, line
20 14 - p. 9, line 7). The intermediate circuit includes the number of 4A4O circuits needed to
21 implement the predetermined logical function. (See Figure 5 and p. 11, line 17 - p. 12, line 8).
22 The intermediate circuit does not include any other circuit besides 4A4O circuits because the
23 synthesis library utilized during logic synthesis was constrained to using only a single dynamic
24 logic circuit, the 4A4O circuit. Thus, as can be seen from not only the plain language of the
25 claim, but also from the above example, the logic synthesis block of claim 8 comprises simply a

1 single dynamic logic circuit, such as a 4A4O circuit, and the logic synthesis required at element
2 (b) of claim 8 is performed using just this single dynamic logic circuit in the synthesis library.

3 The Yee article discloses logic synthesis using a logic circuit library comprising clock-
4 delayed ("CD") domino circuits. However, Yee does not disclose defining a logic synthesis
5 block comprising a single dynamic logic circuit nor does Yee disclose constraining a synthesis
6 library to a single dynamic logic circuit as required by claim 8. In particular, Yee does not
7 disclose these limitations of claim 8 because the logic circuit library in Yee is made up of a
8 specific family of dynamic logic circuits, that is, a synthesis library of multiple CD domino
9 circuits, as opposed to being made up of only a single dynamic logic circuit.

10 Because the Yee article does not disclose all of the limitations required by claim 8, the
11 Applicants submit that claim 8 is not anticipated by Yee. Claim 8 should therefore be in
12 condition for allowance along with its respective dependent claims, claims 9-12.

13 Independent Claim 1

14 Independent claim 1 requires limitations similar to those required by claim 8. In
15 particular, claim 1 requires defining a logic synthesis block comprising a single dynamic logic
16 circuit and performing logic synthesis utilizing a synthesis library constrained to this logic
17 synthesis block. Thus, the arguments presented above with respect to claim 8 apply with equal
18 force to claim 1. In addition, claim 1 requires eliminating unused devices in the intermediate
19 circuit to produce a final circuit. However, Yee does not disclose any unused devices after logic
20 synthesis takes place nor does Yee disclose the removal of unused devices from an intermediate
21 circuit. Therefore, since Yee does not disclose all of the limitations required by claim 1, the
22 Applicants submit that Yee does not anticipate claim 1.

1 For these reasons, the Applicants submit that claim 1 is not anticipated by the Yee article
2 and is entitled to allowance along with its respective dependent claims, claims 2-7.

3 Independent Claim 13

4 Claim 13 is directed to a circuit design method utilizing a logic synthesis tool and
5 predefined logic circuit library to provide a logic implementation for a predetermined logical
6 operation. The improvements required by claim 13 include defining a logic synthesis block
7 comprising a **single dynamic logic circuit and constraining the logic synthesis tool to the**
8 **logic synthesis block**. As discussed above with respect to claims 1 and 8, the Yee article does
9 not disclose these limitations. Therefore, since Yee does not disclose all of the limitations
10 required by claim 13, the Applicants submit that Yee cannot anticipate claim 13.

11 For these reasons, claim 13 is entitled to allowance along with its respective dependent
12 claims, claims 14-18.

13 Dependent Claims 2, 9, and 15

14 The Yee article also fails to disclose many of the elements required by claims depending
15 from independent claims 1, 8, and 13. For example, dependent claims 2, 9, and 15 require that
16 the step of defining the logic synthesis block includes selecting the largest practical dynamic
17 AND/OR circuit for the integrated circuit fabrication technology in which the circuit is to be
18 implemented.

19 Item 5 on page 3 of the Office Action cites Figure 8 and page 347 of Yee as showing the
20 limitations required by claims 2, 9, and 15. However, Figure 8 only shows a CMOS OR4 gate
21 and a dynamic OR4 gate. Neither of the gates in Figure 8 is an AND/OR circuit as required by
22 claims 2, 9, and 15. In addition, the second paragraph of Section V on page 347 of Yee states,
23 "Since CD domino provides fast and robust OR, NOR, and NOT gates, AND and NAND gates

1 were not used in the CD domino benchmarks." Thus, page 347 of Yee indicates that an
2 AND/OR circuit was not used at all in the logic synthesis used to produce the CD domino
3 benchmark circuits analyzed in the Yee article. Therefore, the sections of Yee cited in the Office
4 Action rejecting claims 2, 9, and 15 do not disclose the limitations required by these claims.
5 Furthermore, there is no other disclosure in Yee that shows the limitations required by claims 2,
6 9, and 15. Since the Yee article does not disclose the limitations required claims 2, 9, and 15,
7 this reference cannot anticipate these claims.

8 For these reasons, the Applicants submit that claims 2, 9, and 15 are allowable both as
9 being dependent upon an allowable base claim and for the additional limitations that they directly
10 add.

1 V. CONCLUSION

PAGE 15/15 * RCVD AT 4/12/2006 5:39:56 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-2/12 * DNIS:2738300 * CSID:5123272665 * DURATION (mm-ss):23-50